Software memory controller design: Issues and Challenges
1 online resource (54 pages) : PDF
University of North Carolina at Charlotte
As the memory wall becomes an obstacle in the multi-core architecture, many hardware solutions have been proposed to utilize the available memory bandwidth more efficiently. One such implementation uses a B-tree based controller implemented in hardware to manage a memory subsystem. This thesis investigates various design factors and design decisions to implement the B-tree controller purely in software running on a generic soft-core or a hard-core processor. It investigates why software is slower and what factors if changed, can make it a feasible solution, it at all, and finally present an environment in which software can become competitive to hardware.
B-TREEFPGAHW/SW CO-DESIGNMEMORY CONTROLLERSOFTWARE
Joshi, BharatConrad, James
Thesis (M.S.)--University of North Carolina at Charlotte, 2015.
This Item is protected by copyright and/or related rights. You are free to use this Item in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from the rights-holder(s). For additional information, see http://rightsstatements.org/page/InC/1.0/.
Copyright is held by the author unless otherwise indicated.